ÄÁÅÙÃ÷»ó¼¼º¸±â

FIR Digital Filter Design with Python and Verilog
FIR Digital Filter Design with Python and Verilog
  • ÀúÀÚ¿ÕÀ±¼º
  • ÃâÆÇ»çÅõ¸¶À̺Ï
  • ÃâÆÇÀÏ2014-05-01
  • µî·ÏÀÏ2015-02-09
º¸À¯ 1, ´ëÃâ 0, ¿¹¾à 0, ´©Àû´ëÃâ 0, ´©Àû¿¹¾à 0

Ã¥¼Ò°³

ÀÌ Ã¥Àº FIR µðÁöÅÐ ÇÊÅ͸¦ ¼³°èÇÏ´Â ¹æ¹ýÀ» ±â¼úÇØ ³õÀº ¼­ÀûÀÌ´Ù. IC ¼³°è¿¡¼­ ÇÊ¿äÇÑ ÃÖ¼Ò Å©±âÀÇ µðÁöÅÐ ÇÊÅ͸¦ ¾î¶»°Ô ±¸ÇöÇÏ´ÂÁö, Python ¾ð¾î¿Í Verilog ¾ð¾î¸¦ ÅëÇØ Á÷Á¢ ÀÛ¼ºÇØ º¼ ¼ö ÀÖµµ·Ï ±¸¼ºÇÏ¿´°í iverilog ¿Í gtkwave ¸¦ ÅëÇØ ±× °á°ú¸¦ compile ÇÏ°í simulation ÇØ º¼ ¼ö ÀÖµµ·Ï ÇÏ¿´´Ù.

ÀúÀÚ¼Ò°³

1995'03 ~ 2003'02 ºÎ°æ´ëÇб³
2003'05 ~ 2012'01 ³Ø½ºÆ®Ä¨
2012'03 ~ ÇöÀç, ¾îº¸ºê¹ÝµµÃ¼

ÇÑÁÙ ¼­Æò